This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

PLUS Search Results for S/N 09752880, Searched September 30, 2004

The Patent Linguistics Utility System (PLUS) is a USPTO automated sear ch

system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that a re

most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

09752880_LIST

4940969
4956850
4979097
5194837
5198760
5199106
5251305
5253347
5268896
5276814
5278957
5285152
5287462
5296759
5298805

09752880_QUAL

5869983	<i>C</i> 1
	61
6294937	56
5524216	55
6397354	55
507000	55
5870325	53
6078515	53
5964859	53
5978878	E 2
39/00/8	53
5534774	53 53 53 50
5604432	53
6781406 6543018	53
CE 42010	50
6543018	50
4351038	50
4481625	50
4595923	50
FC00700	50
5608728	50
5758135	50
5835450	50
5892927	50
5032327	50 50
5918026	50
5918026 6058442	49
5596756	49
5329180	49
5323100	
5748917	49
5819075	49
5895496	49
4447878	49
4447070	
4467455	49
4475191	49
4523055	49
4604709	49
1001707	
4811007	49
4857776	49
4860244	49
4864496	49
4940969	49
4956850	49
4979097	49
5194837	49
5198760	49
5194837 5198760 5199106 5251305 5253347	49
J I J J I O O E	
5251305	49
5253347	49
5268896 5276814	49
5276814	49
5278957	49
5285152	49
5287462	49

09752880_QUAL

5296759 49 5298805 49

09752880 CLS

Most Frequently Occurring Classifications of Patents Returned From A Search of 09752880 on September 30, 2004

Original Classifications

- 2 324/158.1
- 2 365/63
- 2 710/100
- 2 710/107
- 2 710/307
- 2 710/310
- 2 713/501

Cross-Reference Classifications

- 3 365/52
- 2 324/73.1
- 2 711/141
- 2 712/1

Combined Classifications

- 3 324/73.1
- 3 365/52 3 710/310
- 2 324/158.1
- 2 326/37
- 2 326/47
- 2 365/63 2 710/100
- 2 710/105
- 2 710/107
- 2 710/307
- 2 711/141
- 2 712/1
- 2 713/401
- 2 713/501

09752880_CLSTITLES
Titles of Most Frequently Occurring Classifications of Patents Returne

From A Search of 09752880 on September 30, 2004

3		324	OR, 2 XR) : ELECTRICITY: MEASURING AND TESTING PLURAL, AUTOMATICALLY SEQUENTIAL TESTS
3	365/52 Class 365/52	(0 365	OR, 3 XR) : STATIC INFORMATION STORAGE AND RETRIEVAL HARDWARE FOR STORAGE ELEMENTS
3	710/100	710	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architectureBus bridgeBuffer or que control
2		324	OR, 0 XR) : ELECTRICITY: MEASURING AND TESTING MISCELLANEOUS
2	326/37 Class 326/37	326	OR, 1 XR) : ELECTRONIC DIGITAL LOGIC CIRCUITRY MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.)
2	326/37	326	OR, 1 XR) : ELECTRONIC DIGITAL LOGIC CIRCUITRY MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.) .Significant integrated structure, layout, or layout interconnections
2			OR, 0 XR) : STATIC INFORMATION STORAGE AND RETRIEVAL INTERCONNECTION ARRANGEMENTS
2		710	OR, 0 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)

2	710/100	710	09752880_CLSTITLES OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Protocol
2	710/100	710	OR, 0 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus access regulation
2	710/307 Class 710/100	(2 710	OR, 0 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architecture
2		711	: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL .Hierarchical memoriesCaching
2			OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
rruc'	712/1		PROCESSING PROCESSING ARCHITECTURE
2		713	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: SUPPORT SYNCHRONIZATION OF CLOCK OR TIMING SIGNALS, DATA, OR PULSES .Using delay

2 713/501 (2 OR, 0 XR) Class 713: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: SUPPORT 09752880_CLSTITLES
713/500 CLOCK, PULSE, OR TIMING SIGNAL GENERATION OR
ANALYSIS
713/501 .Multiple or variable intervals or frequencies